Microprocessor Optimizations for the Internet of Things: A Survey
Tosiron Adegbija, Anita Rogacs, Chandrakant Patel, and Ann Gordon-Ross

TL;DR
This survey reviews microprocessor design challenges and optimization strategies for IoT devices, emphasizing edge computing and application-specific microarchitectural features to improve efficiency and scalability.
Contribution
It introduces a broad IoT application classification methodology and discusses microarchitectural optimizations for next-generation IoT microprocessors.
Findings
Identification of key microarchitectural challenges in IoT devices
Proposal of a classification framework for IoT applications
Discussion of microarchitectural optimizations for edge computing
Abstract
The Internet of Things (IoT) refers to a pervasive presence of interconnected and uniquely identifiable physical devices. These devices' goal is to gather data and drive actions in order to improve productivity, and ultimately reduce or eliminate reliance on human intervention for data acquisition, interpretation, and use. The proliferation of these connected low-power devices will result in a data explosion that will significantly increase data transmission costs with respect to energy consumption and latency. Edge computing reduces these costs by performing computations at the edge nodes, prior to data transmission, to interpret and/or utilize the data. While much research has focused on the IoT's connected nature and communication challenges, the challenges of IoT embedded computing with respect to device microprocessors has received much less attention. This paper explores IoT…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
