A synchronous rendering of hybrid systems for designing Plant-on-a-Chip (PoC)
Avinash Malik, Partha S Roop, Sidharta Andalam, Eugene Yip, and Mark, Trew

TL;DR
This paper introduces a novel method for automatically generating semantic-preserving code from hybrid automata to emulate physical plants, enabling more efficient plant-on-a-chip systems for control validation.
Contribution
It presents a new approach using a synchronous abstraction and static well-formedness verification for hybrid automata, facilitating automatic code generation for plant emulation.
Findings
The Piha tool outperforms Simulink in execution time.
Generated code is smaller and more efficient.
Method enables emulation of physical plants across various domains.
Abstract
Hybrid systems are discrete controllers that are used for controlling a physical process (plant) exhibiting continuous dynamics. A hybrid automata (HA) is a well known and widely used formal model for the specification of such systems. While many methods exist for simulating hybrid automata, there are no known approaches for the automatic code generation from HA that are semantic preserving. If this were feasible, it would enable the design of a plant-on-a-chip (PoC) system that could be used for the emulation of the plant to validate discrete controllers. Such an approach would need to be mathematically sound and should not rely on numerical solvers. We propose a method of PoC design for plant emulation, not possible before. The approach restricts input/output (I/O) HA models using a set of criteria for well-formedness which are statically verified. Following verification, we use an…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEmbedded Systems Design Techniques · Real-Time Systems Scheduling · Formal Methods in Verification
