High-Mobility Holes in Dual-Gated WSe$_2$ Field-Effect Transistors
Hema C. P. Movva, Amritesh Rai, Sangwoo Kang, Kyounghwan Kim, Babak, Fallahazad, Takashi Taniguchi, Kenji Watanabe, Emanuel Tutuc, and Sanjay K., Banerjee

TL;DR
This paper reports the development of dual-gated p-type WSe2 FETs with high mobility and excellent on/off ratios, demonstrating temperature-dependent transport behaviors and potential for low-temperature applications.
Contribution
It introduces a novel device topology with contacts underneath WSe2, achieving high mobility and stable Ohmic contacts at cryogenic temperatures.
Findings
Room temperature mobility ~140 cm^2/Vs
Approaching 4000 cm^2/Vs at 2 K
Observation of metal-insulator transition
Abstract
We demonstrate dual-gated -type field-effect transistors (FETs) based on few-layer tungsten diselenide (WSe) using high work-function platinum source/drain contacts, and a hexagonal boron nitride top-gate dielectric. A device topology with contacts underneath the WSe results in -FETs with / ratios exceeding 10, and contacts that remain Ohmic down to cryogenic temperatures. The output characteristics show current saturation and gate tunable negative differential resistance. The devices show intrinsic hole mobilities around 140 cm/Vs at room temperature, and approaching 4,000 cm/Vs at 2 K. Temperature-dependent transport measurements show a metal-insulator transition, with an insulating phase at low densities, and a metallic phase at high densities. The mobility shows a strong temperature dependence consistent with phonon scattering, and…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
