Pathway to the PiezoElectronic Transduction Logic Device
P. M. Solomon, B. A. Bryce, M. A. Kuroda, R. Keech, S. Shett, T. M., Shaw, M. Copel, L.-W. Hung, A. G. Schrott, C. Armstrong, M. S. Gordon, K. B., Reuter, T. N. Theis, W. Haensch, S. M. Rossnagel, H. Miyazoe, B. G., Elmegreen, X.-H. Liu, S. Trolier-McKinstry, G. J Martyna

TL;DR
This paper discusses the development of a new classical logic device based on piezoelectric transduction to overcome energy limitations in current digital circuits, aiming to address the growing computational and energy demands.
Contribution
It introduces a novel pathway for piezoelectronic transduction logic devices as a potential alternative to traditional FETs and quantum computing.
Findings
Identifies limitations of current FET technology in energy efficiency.
Proposes piezoelectronic transduction as a promising new paradigm.
Highlights potential for scalable, energy-efficient classical logic devices.
Abstract
The information age challenges computer technology to process an exponentially increasing computational load on a limited energy budget - a requirement that demands an exponential reduction in energy per operation. In digital logic circuits, the switching energy of present FET devices is intimately connected with the switching voltage, and can no longer be lowered sufficiently, limiting the ability of current technology to address the challenge. Quantum computing offers a leap forward in capability, but a clear advantage requires algorithms presently developed for only a small set of applications. Therefore, a new, general purpose, classical technology based on a different paradigm is needed to meet the ever increasing demand for data processing.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
