A Model Study of an All-Digital, Discrete-Time and Embedded Linear Regulator
Saad Bin Nasir, Arijit Raychowdhury

TL;DR
This paper introduces an all-digital, discrete-time linear regulator designed for embedded digital circuits, focusing on its circuit design, control models, and the parametric design space for transient response and stability.
Contribution
It presents a novel all-digital linear regulator model and explores its design parameters for improved transient response and stability within digital systems.
Findings
Design of an all-digital linear regulator
Analysis of transient response and stability
Exploration of parametric design space
Abstract
With an increasing number of power-states, finer- grained power management and larger dynamic ranges of digital circuits, the integration of compact, scalable linear-regulators embedded deep within logic blocks has become important. While analog linear-regulators have traditionally been used in digital ICs, the need for digitally implementable designs that can be synthesized and embedded in digital functional units for ultra fine- grained power management has emerged. This paper presents the circuit design and control models of an all-digital, discrete-time linear regulator and explores the parametric design space for transient response time and loop stability.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsLow-power high-performance VLSI design · Parallel Computing and Optimization Techniques · Analog and Mixed-Signal Circuit Design
