Using Flow Specifications of Parameterized Cache Coherence Protocols for Verifying Deadlock Freedom
Divjyot Sethi, Muralidhar Talupur, Sharad Malik

TL;DR
This paper introduces a novel verification technique for deadlock freedom in parameterized cache coherence protocols, utilizing flow specifications to create strong invariants that enable efficient abstraction-based verification.
Contribution
It presents a new method leveraging message flow specifications to construct invariants for verifying deadlock freedom in unbounded cache coherence protocols.
Findings
Successfully verified German and Flash protocols.
Developed invariants that effectively prevent system-wide deadlocks.
Enhanced abstraction techniques for parameterized protocol verification.
Abstract
We consider the problem of verifying deadlock freedom for symmetric cache coherence protocols. In particular, we focus on a specific form of deadlock which is useful for the cache coherence protocol domain and consistent with the internal definition of deadlock in the Murphi model checker: we refer to this deadlock as a system- wide deadlock (s-deadlock). In s-deadlock, the entire system gets blocked and is unable to make any transition. Cache coherence protocols consist of N symmetric cache agents, where N is an unbounded parameter; thus the verification of s-deadlock freedom is naturally a parameterized verification problem. Parametrized verification techniques work by using sound abstractions to reduce the unbounded model to a bounded model. Efficient abstractions which work well for industrial scale protocols typically bound the model by replacing the state of most of the agents by…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsFormal Methods in Verification · Ferroelectric and Negative Capacitance Devices · Distributed systems and fault tolerance
