Emulated ASIC Power and Temperature Monitor System for FPGA Prototyping of an Invasive MPSoC Computing Architecture

TL;DR

This paper presents an FPGA-based emulation system for ASIC power and temperature monitoring in an invasive MPSoC architecture, enabling resource-aware load management through hardware status data.

Contribution

It introduces an instruction-level energy model and thermal RC model for emulating power and temperature monitors on FPGA for MPSoC prototyping.

Findings

Effective emulation of power and temperature monitoring systems.

Evaluation of different control strategies on a 2-tile MPSoC.

Demonstrated utility for resource-aware load distribution.

Abstract

In this contribution the emulation of an ASIC temperature and power monitoring system (TPMon) for FPGA prototyping is presented and tested to control processor temperatures under different control targets and operating strategies. The approach for emulating the power monitor is based on an instruction-level energy model. For emulating the temperature monitor, a thermal RC model is used. The monitoring system supplies an invasive MPSoC computing architecture with hardware status information (power and temperature data of the processors within the system). These data are required for resource-aware load distribution. As a proof of concept different operating strategies and control targets were evaluated for a 2-tile invasive MPSoC computing system.