Evaluating Cache Coherent Shared Virtual Memory for Heterogeneous Multicore Chips
Blake A. Hechtman, Daniel J. Sorin

TL;DR
This paper proposes a cache-coherent shared virtual memory design for heterogeneous multicore chips combining CPUs and GPUs, along with an extension of pthreads, to evaluate potential performance improvements in such architectures.
Contribution
It introduces a CCSVM design tailored for CPU/MTTOP chips and extends the pthreads model to support programming this heterogeneous system.
Findings
Potential performance benefits of CCSVM in HMCs evaluated.
Design facilitates programming of heterogeneous cores with shared memory.
Extension of pthreads enables effective utilization of the proposed architecture.
Abstract
The trend in industry is towards heterogeneous multicore processors (HMCs), including chips with CPUs and massively-threaded throughput-oriented processors (MTTOPs) such as GPUs. Although current homogeneous chips tightly couple the cores with cache-coherent shared virtual memory (CCSVM), this is not the communication paradigm used by any current HMC. In this paper, we present a CCSVM design for a CPU/MTTOP chip, as well as an extension of the pthreads programming model, called xthreads, for programming this HMC. Our goal is to evaluate the potential performance benefits of tightly coupling heterogeneous cores with CCSVM.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsParallel Computing and Optimization Techniques · Interconnection Networks and Systems · Advanced Data Storage Technologies
