TL;DR
This paper introduces SELL-C-sigma, a unified sparse matrix storage format optimized for SIMD architectures, enabling efficient matrix-vector multiplication across diverse hardware platforms and matrix types.
Contribution
The paper proposes SELL-C-sigma, a hardware-independent sparse matrix format that improves SIMD efficiency and performance portability for spMVM operations.
Findings
SELL-C-sigma outperforms traditional formats like CRS and ELLPACK on various hardware.
It achieves high efficiency across different matrices and architectures.
Performance models provide insights into data transfer and tuning parameters.
Abstract
Sparse matrix-vector multiplication (spMVM) is the most time-consuming kernel in many numerical algorithms and has been studied extensively on all modern processor and accelerator architectures. However, the optimal sparse matrix data storage format is highly hardware-specific, which could become an obstacle when using heterogeneous systems. Also, it is as yet unclear how the wide single instruction multiple data (SIMD) units in current multi- and many-core processors should be used most efficiently if there is no structure in the sparsity pattern of the matrix. We suggest SELL-C-sigma, a variant of Sliced ELLPACK, as a SIMD-friendly data format which combines long-standing ideas from General Purpose Graphics Processing Units (GPGPUs) and vector computer programming. We discuss the advantages of SELL-C-sigma compared to established formats like Compressed Row Storage (CRS) and ELLPACK…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
