Design of Parity Preserving Logic Based Fault Tolerant Reversible Arithmetic Logic Unit

TL;DR

This paper presents a novel fault-tolerant reversible ALU design using parity-preserving logic gates, capable of performing multiple arithmetic and logical operations with minimal physical entropy impact.

Contribution

It introduces a new fault-tolerant reversible ALU design based on parity-preserving gates, addressing a gap in fault-tolerant reversible arithmetic units.

Findings

Supports seven arithmetic operations

Supports four logical operations

Ensures fault tolerance through parity preservation

Abstract

Reversible Logic is gaining significant consideration as the potential logic design style for implementation in modern nanotechnology and quantum computing with minimal impact on physical entropy .Fault Tolerant reversible logic is one class of reversible logic that maintain the parity of the input and the outputs. Significant contributions have been made in the literature towards the design of fault tolerant reversible logic gate structures and arithmetic units, however, there are not many efforts directed towards the design of fault tolerant reversible ALUs. Arithmetic Logic Unit (ALU) is the prime performing unit in any computing device and it has to be made fault tolerant. In this paper we aim to design one such fault tolerant reversible ALU that is constructed using parity preserving reversible logic gates. The designed ALU can generate up to seven Arithmetic operations and four logical operations.