An 8-bit carry look-ahead adder with 150 ps latency and sub-microwatt power dissipation at 10 GHz
Anna Y. Herr, Quentin P. Herr, Oliver T. Oberg, Ofer Naaman, John X., Przybysz, Pavel Borodulin, and Steven B. Shauck

TL;DR
This paper presents an 8-bit reciprocal quantum logic carry look-ahead adder demonstrating 150 ps latency and sub-microwatt power dissipation at 10 GHz, showcasing high-speed, low-power superconductor digital circuits.
Contribution
It introduces a novel 8-bit carry look-ahead adder using reciprocal quantum logic with high fanout and non-local interconnect, achieving record low power and high speed.
Findings
Power dissipation of 510 nW at 6.2 GHz
Latency of 150 ps at 10 GHz
Successful implementation of superconductor logic circuit
Abstract
Reciprocal Quantum Logic combines the speed and power-efficiency of single-flux quantum superconductor devices with design features that are similar to CMOS. We have demonstrated an 8-bit carry look-ahead adder in the technology using combinational gates with fanout of four and non-local interconnect. Measured power dissipation of the fully active circuit is only 510 nW at 6.2GHz. Latency is only 150 ps at a clock rate of 10GHz.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
