Ultra-Fast Physical Generation of Random Numbers Using Hybrid Boolean Networks
David P. Rosin, Damien Rontani, Daniel J. Gauthier

TL;DR
This paper presents a high-speed physical random number generator using a hybrid Boolean network on a reconfigurable chip, achieving 12.8 Gbit/s in real-time with inherent randomness passing standard tests.
Contribution
It introduces a novel hybrid Boolean network design with autonomous and clocked gates on a reconfigurable chip for ultra-fast physical random number generation.
Findings
Achieved 12.8 Gbit/s real-time random number generation.
Generated random numbers pass standard randomness tests.
Implemented 128 parallel generators on a single chip.
Abstract
We describe a high-speed physical random number generator based on a hybrid Boolean network with autonomous and clocked logic gates, realized on a reconfigurable chip. The autonomous logic gates are arranged in a bidirectional ring topology and generate broadband chaos. The clocked logic gates receive input from the autonomous logic gates so that random numbers are generated physically that pass standard randomness tests without further post-processing. The large number of logic gates on reconfigurable chips allows for parallel generation of random numbers, as demonstrated by our implementation of 128 physical random number generators that achieve a real-time bit rate of 12.8 Gbit/s.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
