DSTN (Distributed Sleep Transistor Network) for Low Power Programmable Logic array Design

TL;DR

This paper introduces a low-power Programmable Logic Array (PLA) design using a Distributed Sleep Transistor Network with power gating to significantly reduce power dissipation in VLSI circuits.

Contribution

The paper presents a novel PLA architecture employing power gating with sleep transistors, optimizing power consumption over conventional designs.

Findings

Power dissipation is reduced compared to traditional PLA.

The proposed design shows improved transient response.

Simulation results validate the effectiveness of the power gating approach.

Abstract

With the high demand of the portable electronic products, Low- power design of VLSI circuits & Power dissipation has been recognized as a challenging technology in the recent years. PLA (Programming logic array) is one of the important off shelf part in the industrial application. This paper describes the new design of PLA using power gating structure sleep transistor at circuit level implementation for the low power applications. The important part of the power gating design i.e. header and footer switch selection is also describes in the paper. The simulating results of the proposed architecture of the new PLA is shown and compared with the conventional PLA. This paper clearly shows the optimization in the reduction of power dissipation in the new design implementation of the PLA. The transient response of the power gates structure of PLA is also illustrate in the paper by using TINA-PRO software.