Mitigating Timing Errors in Time-Interleaved ADCs: a signal conditioning approach
Abhishek Ghosh, Sudhakar Pamarti

TL;DR
This paper introduces signal-conditioning techniques to reduce timing errors in time-interleaved ADCs, providing theoretical bounds and simulation validation for improved signal fidelity.
Contribution
It presents novel signal-conditioning methods for mitigating timing errors in time-interleaved ADCs, along with theoretical bounds and behavioral simulation validation.
Findings
Theoretical bounds on spurious signal content are derived.
Behavioral simulations confirm the effectiveness of the techniques.
Techniques improve ADC performance by reducing timing-induced errors.
Abstract
Novel techniques based on signal-conditioning are presented to mitigate timing errors in time-interleaved ADCs. A theoretical bound on the achievable spurious signal content, on applying the techniques, is also derived. Behavioral simulations corroborating the same are presented.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAnalog and Mixed-Signal Circuit Design · Low-power high-performance VLSI design · Neuroscience and Neural Engineering
