Monobit Digital Receivers for QPSK: Design, Analysis and Performance
Zhiyong Wang, Huarui Yin, Wenyi Zhang, Guo Wei

TL;DR
This paper develops and analyzes monobit digital receivers for QPSK modulation, addressing high data rate communication challenges with low-complexity solutions and compensation techniques for IQ imbalances.
Contribution
It introduces a practical monobit receiver design for QPSK, including iterative demodulation and imbalance compensation methods, with performance analysis and simulation validation.
Findings
Suboptimal receiver suffers only 3dB SNR loss in AWGN channels.
Double training sequences effectively mitigate IQ imbalance effects.
Performance degradation due to amplitude imbalance is negligible.
Abstract
Future communication system requires large bandwidth to achieve high data rate up to multigigabit/ sec, which makes analog-to-digital (ADC) become a key bottleneck for the implementation of digital receivers due to its high complexity and large power consumption. Therefore, monobit receivers for BPSK have been proposed to address this problem. In this work, QPSK modulation is considered for higher data rate. First, the optimal receiver based on monobit ADC with Nyquist sampling is derived, and its corresponding performance in the form of deflection ratio is calculated. Then a suboptimal but more practical monobit receiver is obtained, along with iterative demodulation and small sample removal. The effect of the imbalances between the In-phase (I) and Quadrature-phase (Q) branches, including the amplitude and phase imbalances, is carefully investigated too. To combat the performance loss…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsRadio Frequency Integrated Circuit Design · Advanced Wireless Communication Techniques · Advanced Power Amplifier Design
