Developement of readout ASIC for FPCCD vertex detector
Eriko Kato, Hisao Sato, Hirokazu Ikeda, Yasuhiro Sugimoto, Kennosuke, Itagaki, Tomoyuki Saito, Akiya Miyamoto, Yosuke Takubo, Hitoshi Yamamoto
TL;DR
This paper reports on the development and testing of a new readout ASIC for the FPCCD vertex detector, highlighting its performance and future design plans for the ILC project.
Contribution
It introduces a new readout ASIC prototype for FPCCD detectors and discusses design strategies for future improvements.
Findings
ASIC prototype shows promising performance metrics
Design strategy outlined for next-generation ASICs
Supports FPCCD suitability for ILC vertex detection
Abstract
One of candidates for the International Linear Collider(ILC)'s vertex detector is the Fine Pixel CCD (FPCCD) with a pixel size of 5 \times 5 (\mum^2). Sensor and readout systems are currently being studied and prototypes have been developed. In this paper we will report on the performance of latest developed readout ASIC prototype as well as the outline of the design strategy for the next ASIC prototype.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsParticle Detector Development and Performance · CCD and CMOS Imaging Sensors · Advanced Semiconductor Detectors and Materials