Faster and Low Power Twin Precision Multiplier

TL;DR

This paper presents a novel twin precision multiplier design that achieves faster operation and lower power consumption by combining high-performance reduction techniques, recursive multiplication, hybrid addition, and clock gating, validated on 90nm technology.

Contribution

It introduces a new twin precision multiplier architecture that improves speed and power efficiency using innovative techniques and recursive implementation.

Findings

32-bit multiplier is 22% faster

Area increases by only 3%

Power consumption reduces by 30%

Abstract

In this work faster unsigned multiplication has been achieved by using a combination of High Performance Multiplication [HPM] column reduction technique and implementing a N-bit multiplier using 4 N/2-bit multipliers (recursive multiplication) and acceleration of the final addition using a hybrid adder. Low power has been achieved by using clock gating technique. Based on the proposed technique 16 and 32-bit multipliers are developed. The performance of the proposed multiplier is analyzed by evaluating the delay, area and power, with TCBNPHP 90 nm process technology on interconnect and layout using Cadence NC launch, RTL compiler and ENCOUNTER tools. The results show that the 32-bit proposed multiplier is as much as 22% faster, occupies only 3% more area and consumes 30% lesser power with respect to the recently reported twin precision multiplier.