Power comparison of CMOS and adiabatic full adder circuit
Sunil Gavaskar Reddy, Rajendra prasad

TL;DR
This paper compares the power consumption and transistor count of CMOS and adiabatic full adder circuits using 0.18μm technology, highlighting their suitability for digital systems.
Contribution
It provides a comparative analysis of CMOS and adiabatic full adders focusing on power efficiency and transistor count with experimental data.
Findings
Adiabatic adders consume less power than CMOS counterparts.
Transistor count varies between the two circuit types.
Power efficiency is a key advantage of adiabatic circuits.
Abstract
Full adders are important components in applications such as digital signal processors (DSP) architectures and microprocessors. Apart from the basic addition adders also used in performing useful operations such as subtraction, multiplication, division, address calculation, etc. In most of these systems the adder lies in the critical path that determines the overall performance of the system. In this paper conventional complementary metal oxide semiconductor (CMOS) and adiabatic adder circuits are analyzed in terms of power and transistor count using 0.18UM technology.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
