Embeddings of Linear Arrays, Rings and 2-D Meshes on Extended Lucas Cube Networks
Ernastuti (1), Vincent Vajnovzki (2) ((1) Gunadarma University, (2), Universit\'e de Bourgogne)

TL;DR
This paper introduces Extended Lucas Cubes (ELC) as a new interconnection network model and demonstrates optimal embeddings of linear arrays, rings, and meshes into ELC with minimal dilation, enhancing network design efficiency.
Contribution
The paper proposes a new Fibonacci-like cube called Extended Lucas Cube and provides optimal embedding strategies for various network topologies into ELC.
Findings
Linear arrays and rings can be embedded into ELC with dilation 1.
Meshes can be embedded into ELC with dilation 1.
ELC offers efficient network topology for parallel processing.
Abstract
A Fibonacci string is a length n binary string containing no two consecutive 1s. Fibonacci cubes (FC), Extended Fibonacci cubes (ELC) and Lucas cubes (LC) are subgraphs of hypercube defined in terms of Fibonacci strings. All these cubes were introduced in the last ten years as models for interconnection networks and shown that their network topology posseses many interesting properties that are important in parallel processor network design and parallel applications. In this paper, we propose a new family of Fibonacci-like cube, namely Extended Lucas Cube (ELC). We address the following network simulation problem : Given a linear array, a ring or a two-dimensional mesh; how can its nodes be assigned to ELC nodes so as to keep their adjacent nodes near each other in ELC ?. We first show a simple fact that there is a Hamiltonian path and cycle in any ELC. We prove that any linear array…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsInterconnection Networks and Systems · graph theory and CDMA systems · VLSI and FPGA Design Techniques
