TL;DR
This paper provides a detailed comparison of RISC and CISC architectures, covering their design principles, evolution, and performance characteristics, with examples and analysis.
Contribution
It offers an in-depth analysis of RISC and CISC architectures, including their history, design features, and performance evaluation, which is not extensively covered in prior literature.
Findings
RISC and CISC have distinct addressing modes and design philosophies.
Performance analysis shows differences in execution efficiency.
Pre-RISC designs are also discussed to provide historical context.
Abstract
Comparison of RISC & CISC in details, encompassing the addressing modes, evolution, definitions and characteristics. Pre - RISC design is also elaborated. Both the architectures are explained with the help of example. Analysis is made based on performance.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Computational Techniques and Applications