Optimized reversible BCD adder using new reversible logic gates
H.R.Bhagyalakshmi, M.K.Venkatesha

TL;DR
This paper introduces an optimized reversible BCD adder utilizing a new reversible gate, significantly improving efficiency metrics like gate count, garbage outputs, and quantum cost over existing designs.
Contribution
The paper proposes a novel reversible gate and its application to design a more efficient BCD adder, advancing low-power reversible computing technology.
Findings
Reduced number of gates compared to existing designs
Fewer garbage outputs in the proposed design
Lower quantum cost achieved
Abstract
Reversible logic has received great attention in the recent years due to their ability to reduce the power dissipation which is the main requirement in low power digital design. It has wide applications advanced computing, low power CMOS design, Optical information processing, DNA computing, bio information, quantum computation and nanotechnology. This paper presents an optimized reversible BCD adder using a new reversible gate. A comparative result is presented which shows that the proposed design is more optimized in terms of number of gates, number of garbage outputs and quantum cost than the existing designs.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Quantum-Dot Cellular Automata · Quantum Information and Cryptography
