Target bias voltage effect on properties of magnetic tunnel junctions by biased target ion beam deposition
Wei Chen, Dao N. H. Nam, Jiwei Lu, Kevin G. West, Stuart A. Wolf

TL;DR
This study investigates how bias voltage during Biased Target Ion Beam Deposition affects magnetic tunnel junction properties, revealing a trade-off between intermixing reduction and surface roughness that influences device performance.
Contribution
It demonstrates the impact of bias voltage on MTJ film quality and provides insights for optimizing fabrication parameters using BTIBD.
Findings
Lower bias voltage reduces interlayer intermixing.
Higher bias voltage improves surface smoothness.
Bias voltage tuning can optimize TMR performance.
Abstract
Magnetic tunnel junctions (MTJ) with AlOx barrier were fabricated by a deposition tool called Biased Target Ion Beam Deposition (BTIBD) using low energy ion source (0-50 eV) and voltage biased targets. The BTIBD system applies bias voltage directly and only on the desired targets, providing enough sputtering energy and avoiding "overspill" contamination during film deposition. The successful deposition of AlOx-MTJs demonstrated the capability of BTIBD to make multilayer structures with good film quality. MTJ thin film surface roughness and intermixing between layers are among the key problems leading to low TMR performance. Here by studying the bias voltage effect on MTJ properties via the measurement of Neel coupling field and TMR, we suggest that the lower bias voltage reduces the intermixing that occurs when top CoFe free layer is deposited on AlOx barrier, but produces relatively…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsIon-surface interactions and analysis · Electron and X-Ray Spectroscopy Techniques · Integrated Circuits and Semiconductor Failure Analysis
