Decting Errors in Reversible Circuits With Invariant Relationships
Nuno Alves

TL;DR
This paper introduces a method to detect errors in reversible circuits by leveraging invariant relationships, addressing fault tolerance as reversible logic approaches practical implementation.
Contribution
It proposes a novel fault detection technique for reversible circuits using invariant relationships, enhancing reliability before physical implementations are realized.
Findings
Effective error detection in reversible circuits demonstrated
Invariant relationships can identify faults reliably
Method improves fault tolerance in reversible logic systems
Abstract
Reversible logic is experience renewed interest as we are approach the limits of CMOS technologies. While physical implementations of reversible gates have yet to materialize, it is safe to assume that they will rely on faulty individual components. In this work we present a present a method to provide fault tolerance to a reversible circuit based on invariant relationships.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Security and Verification in Computing · Cryptography and Data Security
