Assessing Random Dynamical Network Architectures for Nanoelectronics
Christof Teuscher, Natali Gulbahce, Thimo Rohlf

TL;DR
This paper evaluates random dynamical network architectures like RBNs and RTNs as promising, robust, and efficient alternatives for future nanoscale information processing devices, especially suited for irregular, self-assembled structures.
Contribution
It provides a theoretical assessment of the advantages of random dynamical networks over classical cellular automata for nanoscale computing architectures.
Findings
Random dynamical networks exhibit inherent robustness at larger scales.
They offer more efficient information processing capabilities.
Manufacturing considerations favor bottom-up designed devices.
Abstract
Independent of the technology, it is generally expected that future nanoscale devices will be built from vast numbers of densely arranged devices that exhibit high failure rates. Other than that, there is little consensus on what type of technology and computing architecture holds most promises to go far beyond today's top-down engineered silicon devices. Cellular automata (CA) have been proposed in the past as a possible class of architectures to the von Neumann computing architecture, which is not generally well suited for future parallel and fine-grained nanoscale electronics. While the top-down engineered semi-conducting technology favors regular and locally interconnected structures, future bottom-up self-assembled devices tend to have irregular structures because of the current lack precise control over these processes. In this paper, we will assess random dynamical networks,…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
