A Coprocessor for Accelerating Visual Information Processing
W. Stechele, L. Alvado Carcel, S. Herrmann, J. Lidon Simon

TL;DR
This paper introduces AddressEngine, a FPGA-based coprocessor designed to accelerate pixel address calculations in visual data processing, significantly improving speed and efficiency over software solutions.
Contribution
The paper presents the architectural design and implementation of AddressEngine, a specialized coprocessor that accelerates pixel addressing for visual information processing tasks.
Findings
AddressEngine improves processing speed for visual algorithms.
FPGA implementation reduces circuit complexity.
Performance gains over pure software implementations.
Abstract
Visual information processing will play an increasingly important role in future electronics systems. In many applications, e.g. video surveillance cameras, data throughput of microprocessors is not sufficient and power consumption is too high. Instruction profiling on a typical test algorithm has shown that pixel address calculations are the dominant operations to be optimized. Therefore AddressLib, a structured scheme for pixel addressing was developed, that can be accelerated by AddressEngine, a coprocessor for visual information processing. In this paper, the architectural design of AddressEngine is described, which in the first step supports a subset of the AddressLib. Dataflow and memory organization are optimized during architectural design. AddressEngine was implemented in a FPGA and was tested with MPEG-7 Global Motion Estimation algorithm. Results on processing speed and…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
