C Based Hardware Design for Wireless Applications

TL;DR

This paper presents a C-based hardware design flow for wireless DSP algorithms that enables direct RTL generation from untimed C code, simplifying implementation and verification.

Contribution

It introduces a C-based design methodology utilizing guided synthesis for direct RTL generation from untimed C algorithms in wireless DSP applications.

Findings

Enables direct RTL generation from untimed C code.

Simplifies hardware implementation of wireless DSP algorithms.

Demonstrates advantages through a DSP filtering algorithm example.

Abstract

The algorithms used in wireless applications are increasingly more sophisticated and consequently more challenging to implement in hardware. Traditional design flows require developing the micro architecture, coding the RTL, and verifying the generated RTL against the original functional C or MATLAB specification. This paper describes a C-based design flow that is well suited for the hardware implementation of DSP algorithms commonly found in wireless applications. The C design flow relies on guided synthesis to generate the RTL directly from the untimed C algorithm. The specifics of the C-based design flow are described using a simple DSP filtering algorithm consisting of a forward adaptive equalizer, a 64-QAM slicer and an adaptive decision feedback equalizer. The example illustrates some of the capabilities and advantages offered by this flow.