An Efficient Transparent Test Scheme for Embedded Word-Oriented Memories
Jin-Fu Li, Tsu-Wei Tseng, Chin-Long Wey

TL;DR
This paper introduces a systematic algorithm to transform bit-oriented march tests into transparent word-oriented tests, reducing test complexity and enhancing memory reliability in SOCs.
Contribution
The paper presents a novel algorithm for converting bit-oriented march tests into more efficient transparent word-oriented tests, improving testing speed and reliability.
Findings
Transformed tests have 56% or 19% of the original time complexity.
The method reduces test complexity compared to previous schemes.
Enhanced reliability of embedded memories during lifetime.
Abstract
Memory cores are usually the densest portion with the smallest feature size in system-on-chip (SOC) designs. The reliability of memory cores thus has heavy impact on the reliability of SOCs. Transparent test is one of useful technique for improving the reliability of memories during life time. This paper presents a systematic algorithm used for transforming a bit-oriented march test into a transparent word-oriented march test. The transformed transparent march test has shorter test complexity compared with that proposed in the previous works [Theory of transparent BIST for RAMs, A transparent online memory test for simultaneous detection of functional faults and soft errors in memories]. For example, if a memory with 32-bit words is tested with March C-, time complexity of the transparent word-oriented test transformed by the proposed scheme is only about 56% or 19% time complexity of…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and Analog Circuit Testing · Integrated Circuits and Semiconductor Failure Analysis · Radiation Effects in Electronics
