Holding Dissapearance in RTD-based Quantizers
J. Nunez, J.-M. Quintana, M.-J. Avedillo

TL;DR
This paper analyzes the holding property in RTD-based MML ternary inverters used as quantizers, identifying key parameters to prevent malfunction during signal holding in multi-valued logic circuits.
Contribution
It provides a detailed analysis of the holding disappearance issue in RTD-based MML quantizers and establishes parameter relations to ensure proper signal retention.
Findings
Identifies conditions to prevent holding malfunction in MML quantizers
Derives relations between circuit parameters for stable holding
Enhances understanding of MML circuit stability during operation
Abstract
Multiple-valued Logic (MVL) circuits are one of the most attractive applications of the Monostable-to-Multistable transition Logic (MML), and they are on the basis of advanced circuits for communications. The operation of such quantizer has two steps : sampling and holding. Once the quantizer samples the signal, it must maintain the sampled value even if the input changes. However, holding property is not inherent to MML circuit topologies. This paper analyses the case of an MML ternary inverter used as a quantizer, and determines the relations that circuit representative parameters must verify to avoid this malfunction.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsLow-power high-performance VLSI design · Quantum Computing Algorithms and Architecture · Analog and Mixed-Signal Circuit Design
